Abstract-In this paper we present a description and experimental verification of an HF-band proof-of-concept superregenerative transceiver for QPSK signals. We describe a simple implementation of an all-digital, FPGA-based, QPSK transmitter section. On the receiver side, the quench signal is generated in the same FPGA with a minimum of analog circuitry. As the main novelty, we present a simple synchronization scheme suitable for packetized transmissions.
I. INTRODUCTION
In the context of radio-frequency communications, the superregenerative (SR) receiver [1] is a suitable architecture which is receiving renewed interest (e.g. [2] , [3] ) in applications where low-power and low-cost are the main driving forces.
Recently [4] , a SR receiver structure suitable for QPSK detection was proposed and experimentally confirmed. The approach in [4] takes advantage of the fact that an SR oscillator (SRO) generates RF pulses (SRO pulses) which preserve the phase information contained in the incoming signal. Next, a number of 1-bit samples of the current SRO pulse are stored as a bit pattern in a shift register. This pattern is compared with the bit pattern obtained from the previous SRO pulse and a decision on the observed phase difference (and, therefore, on the received bits) is taken.
The approach in [4] assumes that there is a suitable synchronization mechanism which places the sensitivity periods of the SRO at the center of each transmitted symbol. Once this is achieved, it is expected that the drift between transmitter and receiver clocks is low enough, allowing a full packet to be successfully received.
In this paper we propose and demonstrate a novel approach that makes this synchronization possible. After processing a suitable preamble, the receiver is able to acquire the time reference necessary for successful detection. As another contribution, we also present a full QPSK SR transceiver, where the transmitter path and quench generation is implemented on an FPGA. Although presented for the QPSK case, the principle may be applied to the general M-PSK case with obvious changes. The paper is structured as follows: In section II we present an all-FPGA implementation of a QPSK transmitter, exploiting the fact that the targeted carrier frequency is well within the capabilities of even low-cost FPGA devices. Section III is strongly based on [4] and describes the generation of the quench signal with the FPGA and, most importantly, presents a novel synchronization mechanism allowing for proper symbol synchronization in a packet transmission context. The transmitter and receiver have been integrated in a transceiver and section IV presents some results and discussion, while section V presents some conclusions.
II. QPSK TRANSMITTER
Current low-cost FPGA devices, such as the one in [5] , may operate at clock frequencies high enough so that direct RF signal generation in the HF band (the target of our proofof-concept implementation) is clearly feasible.
Our objective is to transmit a differentially-encoded QPSK signal with constant phase during the whole symbol duration. This may be completely done inside the FPGA so that the only external analog circuitry additionally required is a filter to limit the frequency components at harmonics of the carrier frequency f c . More flexible generation could be possible, for instance, with the approach in [6] , at the expense of increased complexity.
The starting point is the generation of four carriers with phase shifts of 90°relative to each order. This is achieved with a shift register, initially loaded with the pattern 1100, which is rotated at a frequency 4f c . A multiplexer selects between the four carriers according to the desired phase. Figure 1 shows the signals obtained at each one of the four register positions while Fig. 2 depicts the digital waveforms corresponding to a carrier phase change of 90°.
The data stream to be transmitted is split in pairs of bits to 978-1-4799-4242-8/14/$31.00 c 2014 IEEE"1100" "1001" "0011" "0110" "1100" "1001" "0011" "0110" 0º 90º Fig. 2 . Generated RF signal with QPSK modulation. Fig. 3 . Frame structure. Lengths are expressed in bits. make symbols, which are then differentially encoded to avoid the need for an absolute phase reference at the receiver. We have chosen a rate bit transmission of f bit = 20 kbps, i.e a symbol frequency of f sym = 10 kHz, and a carrier frequency of f c = 26.25 MHz as in [4] . With this choice, each symbol period T sym contains an integer number of carrier periods T c .
In the current configuration, the transmitter sends a frame made of a 40-bit preamble (with carrier phase changes of 180°i n each symbol), an 8-bit start delimiter and 960-bit of data ( Fig. 3) . For a given protocol, the data field length could be different (up to a maximum length, as shown in section III) and might contain other fields, but their content is irrelevant in the context of this paper. Also, the length of the preamble may be shortened trading preamble overhead for synchronization accuracy, as is also discussed in the next section.
III. SR-QPSK RECEIVER
The receiver module is based on the SR QPSK receiver designed in [4] . Essentially, this receiver has a conventional SRO core controlled by a suitable quench signal. A characteristic of SR receivers is that the signal generated by the SRO is only dependent on the received signal during a certain time window. The duration of the observation window is dependent on the quench signal (typically between 10-20% of the quench period) and is centered at the moment when the circuit transitions from being stable to unstable.
For QPSK detection, the SRO pulses are subsampled once they have achieved sufficient amplitude, taking N samples at a sampling frequency of f c N/(N + 1). In our case, we take N = 20, as in [4] . For a carrier at 26.25 MHz carrier, this means taking samples at 25 MHz. The samples are quantized to 1 bit and stored in a shift register where they are circularly correlated with the previously received ones. The maximum of the correlation gives the phase difference [4] .
In this paper, as a novelty, we have added the required circuitry to achieve proper synchronization and to generate the quench signal, allowing the system to be self-contained, without having to use an external generator. The underlying QPSK receiver operation has been kept unchanged. 
A. Quench signal
The shape, amplitude and dc component of the quench signal have a significant impact on the operation of a SR receiver [7] . We have found out that a suitable choice for our receiver is a sawtooth signal with 2 V pp amplitude. This signal has a relatively low slope at the sensitivity point where the oscillator becomes unstable and a high negative slope to quickly extinguish the oscillations. These properties contribute to reducing receiver bandwidth and limiting hangover [7] .
The circuit in Fig. 4 allows a simple generation of this signal. An FPGA output pin toggles between a high-impedance state (Z) and ground. In the Z state, the capacitor is exponentially charged to Vcc. The first portion of the exponential waveform is sufficiently linear for our purposes. At a given time instant, the FPGA pin toggles to ground, quickly discharging the capacitor. Element values are R ch = 1.8 kΩ, R disch = 47 Ω, C = 56 nF, which together with V CC = 3.3 V provide the required waveform, with τ charge = 38τ discharge .
In order to have a degree of freedom to adjust the SR gain, another pin of the FPGA generates a PWM signal which, after being low-pass filtered, is added to the aforementioned sawtooth signal. Figure 5 depicts the generated quench signal and the RF pulses generated by the SRO in response to it. It also shows the samples of the SRO signal, taken when the SRO amplitude is high enough.
B. Synchronization
The synchronization problem appears in any wireless link where transmitter and receiver do not share a common time Fig. 6 . Outline of the synchronization method. Sampling the preamble every Tsym + ∆T , a symbol will be missed. reference. The fact of having two devices with two different clocks means that drifts among them are unavoidable.
For the QPSK receiver to operate correctly, the sensitivity period should be ideally centered in each symbol slot. However, in packetized wireless transmissions, there may be no need to have a constant control over synchronization: once synchronization is achieved (typically during a suitable preamble) we may rely on the stability of each (crystal-based) clock to keep synchronization during the whole packet length.
With this in mind, we have designed a preamble where the RF carrier has 180°changes in each symbol. Then, during acquisition, we try m different sensitivity points, spaced a period T adq greater than the symbol period T sym . Specifically,
where ∆T is an integer number of carrier periods (to avoid introducing artificial phase changes due to the shift in time), i.e. ∆T = nT c ,
where T c = 1/f c . As the preamble is made of phase differences of 180°, if we observe two consecutive symbols, a phase difference of 180°will be observed. However, as T adq > T sym , occasionally we may observe a phase difference of 0°, indicating that a symbol was missed between observations (Fig. 6 ). This gives a direct indication that, with the available resolution, the best estimation of the optimum observation point lies in the middle of the last two points tried (Fig. 7) , meaning we have to move −T adq /2 relative to the last point. In this way, the error with respect to the true optimum is ±∆T /2. When a zero phase difference is detected, we may conclude that synchronization has been achieved. However, for robustness in the presence of noise, we wait until a second zero phase difference is obtained m time slots later. So, the synchronization process finishes when a complete sequence of two zero phase differences with (m−1) 180°phase differences between them have been correctly detected. Otherwise the acquisition process is started again. This improves the robustness of the synchronization process against noise, which is the only component received when listening to the channel before the preamble is being transmitted. In the worst case, we will need a total of 2m + 3 symbols to complete acquisition (Fig. 7) . Now, considering the uncertainty in t opt and the relative clock drifts between transmitter and receiver, we may work out the maximum frame length that may be received successfully. Considering that both clocks have the same relative stability r (in ppm), in the worst case scenario, we get the number of symbols
Note that, from a practical implementation point of view, the required ∆T may not be realizable on the system clock available. For a given system clock period T CLK , it is mandatory that ∆T = qT CLK (4) with integer q. On the other hand, as (2) has to hold, we may have to relax the requirement of a constant ∆T = T sym /m. In this case, some of the m shifts may be slightly increased and others decreased, while ensuring that after m cycles we are observing the same time point. For instance, in our case, with a system clock of f CLK = 50 MHz, each symbol corresponds to 5000 clock periods. If we wish to take m = 8, we get q = 5000/8 = 625, which is not a multiple of 40, which is required from (2) and (4). In this case, we may count over the set q = {640, 640, 640, 640, 640, 600, 600, 600} (or a permutation of it). A smaller ∆T , i.e a higher m in (3), allows a higher N sym . Increasing m we quickly converge to the maximum value of N sym as is shown in Table I , computed taking into account the previous practical implementation comments.
IV. EXPERIMENTAL RESULTS
We have built two transceivers using a bit rate of f bit = 20 kbps, i.e a symbol frequency of f sym = 10 kHz, a carrier frequency of f c = 26.25 MHz, and a clock frequency on the receiver of f CLK = 50 MHz. We have chosen m = 8, which means that the preamble must be longer than 19 symbols, Fig. 9 . Screenshot of the end of an acquisition process. From top to bottom: trace #1 is the acquisition signal, trace #3 is the QPSK-modulated signal, trace #2 is the receiver symbol clock and the trace #4 depicts the samples obtained and, indirectly, the time instants when they are obtained.
i.e. 38 bits, and the data field must be smaller than 10900 symbols for 20 ppm clocks. Both transceivers have been able to successfully exchange packets with frames of 40-bit preamble, 8-bit start delimiter and 960-bit of data (values which satisfy the previous requirements).
A proof-of-concept transceiver is shown in Fig. 8 . It is composed of an analog PCB board which connects to a DE0-Nano prototyping board by means of an 8-pin header located on the bottom side. The analog board contains the SR frontend, similar to the one in [4] , together with the circuitry related to the quench signal. The two MCX connectors on the right are the differential RF output while the MCX connector on the left (pointing towards the bottom) is the RF input. Another connector served as a test point. In this proof-ofconcept implementation we have not included any filter to limit harmonic content of the signal. Of course, this would be required in a final implementation, together with means of switching a single antenna to the transmitter and receiver ports. For our across-the-lab test transmissions, we have just plugged in a short (∼10 cm) length of cable into one of the transmitting MCX connectors. The SR receiver is sensitive enough to receive these signals without antenna (and without an input matching stage).
The generation of the quench signal by the circuit proposed herein has proven to be successful. Performance figures were almost indistinguishable from those using an external function generator -and comparable to the figures in [4] where sinusoidal quench was used. The proposed circuit is low-power and simple regarding component count (we used only one pin of the FPGA, two resistors and one capacitor), two points which are in accordance with the essentials of SR receivers.
The transceiver is able to switch between transmission and reception depending on a digital signal. In reception, the synchronization process has proven to work reliably. First, the receiver is placed into a synchronization-search state, which is exited after the synchronization has been achieved. After this, the start delimiter is detected and the frame is captured in a straightforward way. Figure 7 showed a timing diagram of the synchronization process. Experimental waveforms of the same process are presented in Fig. 9 . Here it may also be seen how each symbol is observed at a different position until synchronization is achieved.
Regarding complexity, including some debugging circuitry and without any special effort towards optimization, the digital part takes up 1750 logic elements, i.e. 8% of the resources in the FPGA on the low-end DE0-Nano development board [5] .
The extension of this proof-of-concept to higher frequencies seems clearly feasible. The extension of the QPSK SR receiver is discussed in [4] . The synchronization principle is independent on the operating frequency and the only point that may require changes is the transmitter side. The direct generation described herein would have to be followed by an upconversion stage. However, even in this case, the complexity is significantly lower than with a the conventional full-fledged IQ upconversion scheme.
V. CONCLUSION In this paper, we have presented a working proof-of-concept QPSK SR transceiver operating in the HF band. We have shown how a QPSK transmitter can be efficiently implemented on an FPGA in an all-digital approach. Also, we have suggested a simple technique to generate the quench signal required for receiver operation. Next, and most importantly, we have described a technique to allow for proper synchronization in a packet-transmission context. To aid in synchronization, the transmitter emits a suitable preamble. In the receiver, the sampling operation inherent to SR receiver operation is performed at a rate lower than the symbol rate, which amounts to scanning between m possible synchronization points. The synchronization point is found when a symbol is missed. After achieving synchronization during the preamble, we rely on the stability of the transmitter and receiver clocks to allow the whole packet to be correctly detected. We have provided some expressions on the maximum data field length for given clock stabilities. Experimental prototypes have been built and tested, confirming the practical feasibility of the proposed approach.
